

## Description

# Methodology for Verifying Multi-Cycle and Clock-Domain-Crossing Logic Using Random Flip-Flop Delays

### BACKGROUND OF INVENTION

- [0001] This invention relates to design verification of digital electronic systems, and more particularly to timing verifiers.
- [0002] Large electronic systems can be integrated onto a single silicon substrate using advanced semiconductor manufacturing processes. A wide variety of design tools are available to help designers capture and verify these designs before committing to manufacture of prototypes. These design tools have enabled designers to build larger and larger electronic systems with about the same design effort.
- [0003] Verification of larger designs can be challenging. Large chips such as System-On-a-Chip (SOC) may have several major sub-system blocks, such as core logic, state machines, memories, processor cores, graphics engines, etc.

Some of these large blocks may have been designed earlier by other design teams or even by other companies and can differ in details such as clock rates. This can pose challenges when signals from one block cross over to another block that operates at a different clock rate.

- [0004] Figure 1 highlights functional blocks that operate at different clock rates in a large design. Memory controller 10 receives and processes requests from other blocks, such as from graphics controller 12, for access of one or more memories. Memory controller 10 receives a 500 MHz clock CLK1, which is used to clock the various state machines, data paths, and control signals in memory controller 10.
- [0005] Graphics controller 12 may need to operate at a different clock rate than memory controller 10. For example, graphics controller 12 may drive pixels to a display at a fixed rate determined by the display device and the graphics mode and resolution selected. In this example, graphics controller 12 receives a 1.2 GHz clock CLK2, which is divided down to produce pixel clocks, line clocks, horizontal and vertical refresh sync signals, etc.
- [0006] Memory controller 10 is said to be in the CLK1 domain, while graphics controller 12 is in the CLK2 domain. Sig-

nals such as SIG\_A\_CK1 that pass from memory controller 10 to graphics controller 12 are clock-domain-crossing signals. Special care must be taken for these domain-crossing signals to ensure that they are re-synchronized to the new clock domain. Metastability and system failures could occur if these domain-crossing signals are not properly re-synchronized.

- [0007] Figure 2 shows a signal from one clock domain being re-synchronized to a new clock domain. One technique to re-synchronize domain-crossing signals is known as "double flopping". The domain-crossing signal SIG\_A\_CK1 is generated by combinatorial logic 20 from a signal driven by flip-flop 14. Since flip-flop 14 is clocked by CLK1, SIG\_A\_CK1 is in the CLK1 domain and synchronized to CLK1.
- [0008] When SIG\_A\_CK1 crosses into the CLK2 domain, it first passes through a pair of flip-flops 16, 18 that are each clocked by CLK2. An entire CLK2 cycle period is available for the intermediate signal SIG\_A\_SY to settle from any metastability of first flip-flop 16 caused by SIG\_A\_CK1 being asynchronous to CLK2. The output SIG\_A\_CK2 of second flip-flop 18 is more likely to be stable than the intermediate signal SIG\_A\_SY output by first flip-flop 16, since

the intermediate signal is not sampled until one CLK2 period after the CLK1 domain signal was sampled by first flip-flop 16.

- [0009] Similar double-flopping synchronizers can be placed on each signal crossing from one clock domain to another. This can greatly reduce metastability problems. However, other problems can still occur with domain-crossing signals.
- [0010] Figure 3 highlights a logic hazard caused by logic that combines re-synchronized clock-domain-crossing signals. Timing hazards can occur when domain-crossing signals are combined after synchronization. Such problems occur when the domain-crossing signals are sampled in different clock periods of the new clock. Although the synchronized domain-crossing signals are not metastable, they may become valid in different clock periods, depending on whether the domain-crossing signal was sampled by the first flip-flop of the synchronizer before or after a clock edge occurs.
- [0011] Two signals, SIG\_A\_CK1 and SIG\_B\_CK1, are generated in the CLK1 domain. SIG\_A\_CK1 is generated by combinatorial logic 20 from the output of flip-flop 14, which is clocked by CLK1. SIG\_B\_CK1 is generated by combinatorial

logic 22 from the output of flip-flop 24, which is also clocked by CLK1. However, combinatorial logic 22 may have a larger delay than combinatorial logic 20, causing SIG\_B\_CK1 to be generated with a larger delay from the CLK1 edge than SIG\_A\_CK1.

- [0012] The larger delay of combinatorial logic 22 may cause SIG\_B\_CK1 to arrive at the D-input to flip-flop 26 after the next CLK2 edge, while the shorter delay of combinatorial logic 20 may allow SIG\_A\_CK1 to arrive at the D-input to flip-flop 16 before the next CLK2 edge. Thus there is an extra CLK2 period of synchronizing delay for SIG\_B\_CK1 than for SIG\_A\_CK1.
- [0013] SIG\_A\_CK1 is delayed by one CLK2 period and synchronized by flip-flops 16, 18, producing SIG\_A\_CK2. SIG\_B\_CK1 is also delayed by one CLK2 period and synchronized by flip-flops 26, 28, producing SIG\_B\_CK2. However, SIG\_B\_CK2 can be one CLK2 clock period behind SIG\_A\_CK2, or these signals can be generated at the same time, when the delays of combinatorial logic 20, 22 are more closely matched, or the delay to the next CLK2 edge is longer.
- [0014] The exact relative timing of SIG\_A\_CK1 and SIG\_B\_CK1 is thus uncertain early in the design cycle. The delays are

dependent on final wiring line lengths and other parameters that may not be known until the design is routed or even manufactured.

- [0015] The re-synchronized signals SIG\_A\_CK2 and SIG\_B\_CK2 are combined within the CLK2 domain by AND gate 32 and OR gate 34. Gates 32, 34 produce inputs to state machine 30, which is clocked by CLK2 or a derivative. State machine 30 may advance to state 2 when AND gate 32 drives NS2 high, but advance to a different state 3 when OR gate 34 drives NS3 high.
- [0016] Figure 4A is a timing diagram illustrating a state machine entering an expected state in response to re-synchronized domain-crossing signals. Signals SIG\_A\_CK1 and SIG\_B\_CK1 are generated from the same (first) CLK1 rising edge in the waveform. SIG\_B\_CK1 is generated with a larger delay than SIG\_A\_CK1, perhaps due to longer delays in combinatorial logic after the CLK1 flip-flop, due to longer lines, or due to higher-capacitance loads.
- [0017] Both SIG\_A\_CK1 and SIG\_B\_CK1 arrive sufficiently before the next CLK2 rising edge so that they meet the set-up time requirement and change the state of the first flip-flops in each synchronizer. Thus both SIG\_A\_SY and SIG\_B\_SY go high after the rising CLK2 edge. The outputs

SIG\_A\_CK2 and SIG\_B\_CK2 of the second flip-flops in each synchronizer go high on the following CLK2 rising edge, at the second dotted vertical line from the left in the figure.

- [0018] The state machine in the CLK2 domain combines the re-synchronized signals SIG\_A\_CK2 and SIG\_B\_CK2 to determine what state to enter next. Since both SIG\_A\_CK2 and SIG\_B\_CK2 are high at the third CLK2 rising edge (right-most dotted vertical line), the state machine enters state 2. This is the desired or expected state.
- [0019] Figure 4B is a timing diagram illustrating a state machine entering an un-expected state in response to varying delays of re-synchronized domain-crossing signals. Signal A is synchronized as shown for Fig. 4A. However, signal B is delayed further and misses the CLK2 rising edge.
- [0020] The delay for generating SIG\_B\_CK1 is slightly longer than in Fig. 4A. SIG\_B\_CK1 is still low when the CLK2 rising edge occurs that samples SIG\_A\_CK1 high (leftmost dotted vertical line). SIG\_B\_SY remains low for another CLK2 period. SIG\_B\_CK1 is finally sampled high on the next CLK2 rising edge, at the middle dotted vertical line. Then SIG\_B\_SY goes high, one CLK2 period later than in Fig. 4A. SIG\_B\_CK2 finally goes high another CLK2 period later, at

the left-most dotted vertical line.

- [0021] At the left-most dotted line, the state machine examines the re-synchronized signals SIG\_A\_CK2 and SIG\_B\_CK2 to determine what state to enter next. Rather than both SIG\_A\_CK2 and SIG\_B\_CK2 being high, only SIG\_A\_CK2 is high. SIG\_B\_CK2 is still low, since SIG\_B\_CK1 missed being clocked by the second CLK2 rising edge at the left-most dotted line in the figure.
- [0022] The SIG\_A\_CK2 and SIG\_B\_CK2 signals are sampled high-low, causing the AND gate (NS2) to be low and the OR gate (NS3) to be high. The state machine then enters state 3 rather than the expected state 2. The wrong state is entered due to the slight shift in the SIG\_B\_CK1 signal, causing it to miss being sampled by the same CLK2 edge as SIG\_A\_CK1.
- [0023] The state machine entering state 3 may be un-expected and even un-desired. The designer may expect that both SIG\_A\_CK2 and SIG\_B\_CK2 go high at the same time, rather than one CLK2 period later. The designer can re-design the state machine to account for this behavior if he is aware of the hazard. Unfortunately, the designer may not be aware of this timing hazard, since the designer may not have designed the blocks in the CLK1 domain.

- [0024] In this simple example of two high-going signals, there are four possible combinations of the re-synchronized A and B signals:
- [0025] 1.) SIG\_A\_CK1 and SIG\_B\_CK1 both arrive before the CLK2 edge. Then SIG\_A\_CK2 and SIG\_B\_CK2 are both sampled high (11).
- [0026] 2.) SIG\_A\_CK1 arrives before CLK2 but SIG\_B\_CK1 arrives after the CLK2 edge. Then SIG\_A\_CK2 is sampled high but SIG\_B\_CK2 is sampled low (10).
- [0027] 3.) SIG\_A\_CK1 and SIG\_B\_CK1 both arrive after the CLK2 edge. Then SIG\_A\_CK2 and SIG\_B\_CK2 are both sampled low (00).
- [0028] 4.) SIG\_A\_CK1 arrives after the CLK2 edge but SIG\_B\_CK1 arrives before the CLK2 edge. Then SIG\_A\_CK2 is sampled low but SIG\_B\_CK2 is sampled high (01).
- [0029] Many other combinations of signals and relative timings can occur on a large design. Keeping track of these many possible logic hazards is difficult and tedious. Early in the design cycle the exact delays may not be known. Failures may not be observed during early simulation with idealized delays, but may appear later when better delay models using wiring-trace lengths and output loads are added. By then it may be difficult to change the design to

prevent the hazard.

- [0030] Even once better R-C delay models are used for simulation, the synchronizing hazards may still appear in the future, such as when a design is moved to a new manufacturing process or when the clock frequencies used are changed. Oftentimes successful chips are updated to newer processes or use with faster clocks than was originally intended or simulated.
- [0031] A more automated approach to discovering where these re-synchronizing hazards occur and what can happen to the down-stream logic is desirable. A logic verifier that can better simulate such logic hazards that can occur with clock-domain-crossing signals is desired.

#### **BRIEF DESCRIPTION OF DRAWINGS**

- [0032] Figure 1 highlights functional blocks that operate at different clock rates in a large design.
- [0033] Figure 2 shows a signal from one clock domain being re-synchronized to a new clock domain.
- [0034] Figure 3 highlights a logic hazard caused by logic that combines re-synchronized clock-domain-crossing signals.
- [0035] Figure 4A is a timing diagram illustrating a state machine entering an expected state in response to re-

synchronized domain-crossing signals.

- [0036] Figure 4B is a timing diagram illustrating a state machine entering an un-expected state in response to varying delays of re-synchronized domain-crossing signals.
- [0037] Figure 5 shows domain-crossing synchronizers that have one-clock-period delays randomly added for simulating hazards.
- [0038] Figures 6A, 6B are waveforms showing randomized delays added to domain-crossing signals.
- [0039] Figure 7 shows a single-cycle and a multi-cycle path in a single clock domain.
- [0040] Figure 8 is a waveform showing verification of a multi-cycle path using randomized added delays.
- [0041] Figure 9 is a block diagram of an early-stage design verifier that randomizes delays for domain-crossing and multi-cycle signals.
- [0042] Figure 10 is a block diagram of a back-end verifier that randomizes delays for domain-crossing and multi-cycle signals.
- [0043] Figure 11 is a more detailed block diagram of an early-stage design verifier that randomizes delays for domain-crossing and multi-cycle signals.

## DETAILED DESCRIPTION

[0044] The present invention relates to an improvement in logic or timing verifiers. The following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements. Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.

[0045] The inventor has realized that logic hazards can exist when domain-crossing signals are re-combined in the new domain. Synchronizers can prevent metastability on domain-crossing signals, but cannot prevent the combinatorial logic hazards.

[0046] The inventor further realizes that random delays can be added to the synchronizer path or flip-flops. These random delays can help detect these logic hazards since the hazards may appear as failures or signal mismatch with expected results for certain combinations of delays.

[0047] While a range of random delays could be added to the

flip-flop delays and simulated, the inventor has realized that each re-synchronized can be sampled in only one of two states – high or low – at any given time, assuming metastability is prevented by the synchronizer. Thus only two random delay values are needed – one to cause a signal to be sampled in the high state, and another for the signal to be sampled in the low state. A short delay can allow the synchronizer to sample the domain-crossing signal after the signal has changed, while a long delay causes the synchronizer to sample the signal before the change has propagated.

- [0048] The inventor realizes that an additional delay of one period of the new-domain clock can be added to simulate the long delay, but not added to simulate the short delay. Thus the inventor randomly either adds or does not add a one-clock-period delay to signals sampled by domain-crossing synchronizers to test for domain-crossing logic hazards. Rather than add a truly random delay time, a fixed delay of one clock period is randomly added or not added.
- [0049] Figure 5 shows domain-crossing synchronizers that have one-clock-period delays randomly added for simulating hazards. Signals SIG\_A\_CK1 and SIG\_B\_CK1 are generated

in the CLK domain but cross over to the CLK2 domain.

SIG\_A\_CK1 is synchronized by flip-flops 16, 18 both clocked by CLK2 to generate re-synchronized signal

SIG\_A\_CK2. Likewise, signal SIG\_B\_CK1 is synchronized by flip-flops 26, 28 both clocked by CLK2 to generate re-synchronized signal SIG\_B\_CK2.

- [0050] Each of flip-flops 16, 18, 26, 28 has a clock-to-output propagation delay that is arbitrarily set to 1 or to some other value. However, first flip-flop 16 has randomized delay 42 added as an additional delay before signal SIG\_A\_SY reaches the D-input of second flip-flop 18. Randomized delay 42 can be generated by a random function RAND operating on an initial seed S1 to randomly generate either 0 or 1. The result of RAND(S1) is multiplied by the period of CLK2, T2. The randomized delay, either 0 or T2, is added by randomized delay 42 to the delay of first flip-flop 16 so that the total delay from CLK2 to SIG\_A\_SY is either 1 or is 1+T2.
- [0051] First flip-flop 26 that synchronizes SIG\_B\_CK1 also has a randomized delay added to propagation of SIG\_B\_SY by randomized delay 44. A different seed S2 can be used for the RAND function that generates the delay for randomized delay 44.

[0052] The delays of first flip-flops 16, 26 are randomly assigned by randomized delays 42, 44 so that the combination of delays for flip-flops 16, 26 is one of four possibilities:

[0053] (1, 1), (1, 1+T2), (1+T2, 1), or (1+T2, 1+T2).

[0054] Figures 6A, 6B are waveforms showing randomized delays added to domain-crossing signals. In Fig. 6A, SIG\_A\_CK1 is generated by CLK1 quickly enough to arrive before the next rising edge of CLK2 (left-most vertical dotted line) to be sampled by the first flip-flop in the synchronizer. Signal SIG\_A\_SY goes high after the randomized flip-flop delay, which in this case is 1+0 since the random function returned 0. After the next CLK2 edge, SIG\_A\_SY is clocked by the second flip-flop to drive SIG\_A\_CK2 high. The delay of the second flip-flop is the standard delay of 1. Signal SIG\_A\_CK2 can be sampled high by a state machine at the right-most vertical dotted line in the figure.

[0055] In Fig. 6B, SIG\_A\_CK1 is generated as shown in Fig. 6A by CLK1 quickly enough to arrive before the next rising edge of CLK2 (left-most vertical dotted line) to be sampled by the first flip-flop in the synchronizer. However, the clock-to-SIG\_A\_SY delay is greatly increased since #ff\_delay1 is set to T2, the period of CLK2. Signal SIG\_A\_SY is delayed in going high by the randomized flip-flop delay, which in

this case is  $1+T2$  since the random function returned 1. SIG\_A\_SY finally goes high after a delay of  $1+T2$  from the CLK2 edge at the left-most dotted line. This is last the next CLK2 edge, after the middle dotted line in the figure.

- [0056] Since SIG\_A\_SY is delayed by an extra CLK2 period by the randomized delay, SIG\_A\_SY is not clocked by the second flip-flop until next CLK2 edge at the third dotted line. The second flip-flop then drives SIG\_A\_CK2 high after the standard delay of 1. Signal SIG\_A\_CK2 is sampled low rather than high by a state machine at the right-most vertical dotted line in the figure.
- [0057] Both cases of SIG\_A\_CK2 being sampled high (Fig. 6A) and low (Fig. 6B) can be tested by setting #ff\_delay1 to values that are separated by the CLK2 period. Both possible cases can then be verified, even when the exact delays are not yet known, such as early in the design cycle.
- [0058] **Pseudo-Code Example**
- [0059] The following pseudo-code segment shows adding a delay #ff\_delay1 to the output of the first flip-flop in the SIG\_A\_CK1 synchronizer, and adding a delay #ff\_delay2 to the output of the first flip-flop in the SIG\_B\_CK1 synchronizer. An arbitrary delay of #1 is set for the second flip-flops in each synchronizer.

```
[0060]  always @(posedge clk2)
[0061]    begin
[0062]      SIG_A_SY <= #ff_delay1 SIG_A_CK1 ;
[0063]      SIG_A_CK2 <= #1 SIG_A_SY;
[0064]    ...
[0065]      SIG_B_SY <= #ff_delay2 SIG_B_CK1 ;
[0066]      SIG_B_CK2 <= #1 SIG_B_SY;
[0067]    end
[0068] The flip-flop delays #ff_delay1 and #ff_delay2 can be ran-
      domly set to either 1 (#1, the standard flip-flop delay) or
      to 1+T2, where T2 is the CLK2 cycle time or period. For
      two signals A and B, the possible combinations of
      #ff_delay1 and #ff_delay2 are:
[0069] #ff_delay1 = 1 and #ff_delay2 = 1 (both sync in first cycle)
[0070] #ff_delay1 = 1 and #ff_delay2 = 1+T2
[0071] #ff_delay1 = 1+T2 and #ff_delay2 = 1
[0072] #ff_delay1 = 1+T2 and #ff_delay2 = 1+T2 (both sync in
      second cycle)
[0073] The choices of delays for #ff_delay1 and #ff_delay2 can be
```

randomly selected from among the possible combinations, or all possible combinations could be simulated.

[0074] Rather than manually assigning random delays to the synchronizer flip-flops, a simulation tool such as Verilog can be used to randomly assign these delays. The \$random function in Verilog can be used with a seed or starting value to initiate the random function.

[0075] The following is an example of pseudo-code that randomly assigns delays of either 1 or T2 for the first flip-flop of each synchronizer from CLK1 to CLK2 domains:

[0076] `reg cycle_delay1;`

[0077] `reg cycle_delay2;`

[0078] `...`

[0079] `always @(posedge resetn)`

[0080] `begin`

[0081] `cycle_delay1 = $random(seed1); // either 0 or 1`

[0082] `cycle_delay2 = $random(seed2);`

[0083] `...`

[0084] `end`

[0085] `assign ff_delay1 = (cycle_delay1 * T2) + 1; // either 1 or`

T2+1

- [0086] assign ff\_delay2 = (cycle\_delay2 \* T2) + 1;
- [0087] During chip reset, the cycle-delay parameter is set by the \$random function to either 0 or 1, since the \$random function is a binary-bit function in this example. This random number (0 or 1) is then multiplied by the clock period T2 of CLK2, the clock for the new domain. The arbitrary or standard flip-flop delay of 1 is then added in to get the randomized flip-flop delay #ff\_delay1 or #ff\_delay2.
- [0088] The seed values seed1, seed2, etc. can be saved for each simulation run, allowing the simulation to be re-run with the same initial seeds when a failure is detected.
- [0089] Multi-Cycle Delay Paths – Figs. 7–8
- [0090] Even within a single clock domain, some signals may require or be allowed more than one clock cycle to propagate to the intended destination. The inventor has realized that these multi-cycle paths can create similar logic hazards to those produced by the domain-crossing signals.
- [0091] During logic synthesis, the designer can designate a path as a 2-cycle path rather than a standard 1-cycle signal

path than must propagate within one clock period. The synthesis tool can stop optimizing the 2-cycle path once the synthesized path reaches the looser 2-cycle timing requirement.

- [0092] It is possible that the propagation delay of the 2-cycle path may take less than one clock period. This can occur for short paths, when the clock is slowed down, or for faster processes and operating conditions. The design must still operate as expected when the 2-cycle paths are fast enough to meet the 1-cycle set-up time. A robust design should not rely on the 2-cycle path being slower than one cycle period.
- [0093] The inventor has realized that a randomly added delay can be added to the multi-cycle paths to verify these paths. The randomized delays can help check for hazards caused by fast multi-cycle paths that might cause failures or unexpected results.
- [0094] Figure 7 shows a single-cycle and a multi-cycle path in a single clock domain. Signals A and B are generated in the CLK2 domain and applied to AND gate 52 which drives the D-input of flip-flop 54. Flip-flop 54 is clocked by CLK2 and outputs SIG\_SCR. Since flip-flop 54 is clocked on each rising edge of CLK2, the path through AND gate 54 is a

single-cycle path.

- [0095] AND gate 56 receives signals A, B, C and drives the D-input of flip-flop 58 through randomized delay 50. Flip-flop 58 is also clocked by CLK2 and outputs SIG\_MCR. However, the propagation from signals A, B, C to SIG\_MC, the input to flip-flop 58, is intended to take just under 2 periods of CLK2. For example, flip-flop 58 may include a mux or enable input before the D-input to select signal SIG\_MC only once every two clock edges of CLK2. This enable may be asserted every other cycle or some multiple of cycles. Such multi-cycle paths are common in pipelined processors.
- [0096] For fast process conditions or slow clock rates, the propagation delay of the multi-cycle path to signal SIG\_MC may take less than one clock period rather than between one and two or more clock periods. To test whether this can cause a timing problem in the design, randomized delay 50 is inserted in the simulated design in the multi-cycle path, such as after AND gate 56.
- [0097] The delay through randomized delay 50 is either 0 or one clock period (T2). The delay value can be generated by multiplying the result of a binary random function with the clock period, or  $\text{RAND}(S3) * T2$ , where S3 is a seed

value. Alternately, the delay through AND gate 56 can randomly be increased by zero or  $T_2$ . For an arbitrary gate delay of 1, the delay through AND gate 56 to  $SIG_{MC}$  is either 1 or  $1+T_2$ .

[0098] Figure 8 is a waveform showing verification of a multi-cycle path using randomized added delays. Signals A, B, C are generated from the second rising edge of CLK2 with varying delays. The single-cycle signal path  $SIG_{SC}$  is generated from signals A, B with a delay of 1, and meets the set-up time for being sampled by flip-flop 54 of Fig. 7 at the next (third) rising edge of CLK2. The output of the flip-flop,  $SIG_{SCR}$  goes high after this third clock edge since the input was sampled high.

[0099] The multi-cycle signal  $SIG_{MC}$  is also generated from signals A, B, C. The delay in generating  $SIG_{MC}$  is randomized. When the random function is 1, the waveform  $SIG_{MC}(1)$  is generated with a delay of  $1+T_2$ .  $SIG_{MC}(1)$  is not sampled until the fourth CLK2 rising edge, and easily meets the set up time for this edge since  $SIG_{MC}$  has almost two full cycles of CLK2 to propagate.  $SIG_{MC}(1)$  is low for the third rising edge of CLK2 since the propagation delay ( $1+T_2$ ) is so long.

[0100] When the random function is 0, the waveform  $SIG_{MC}(0)$  is

generated with a delay of 1. SIG\_MC(0) is not sampled until the fourth CLK2 rising edge, but is also high for the third rising edge of CLK2 since the delay is so short.

Should there be any problem with SIG\_MC becoming high so early, such as if SIG\_MC were sampled by another flip-flop at the third rising edge of CLK2, this may be detected by the fast delay simulated for SIG\_MC(0).

- [0101] Since in this example of a 2-cycle path either case – SIG\_MC(0) or SIG\_MC(1) – meets the set-up to the fourth rising edge of CLK2, flip-flop 58 of Fig. 7 samples SIG\_MC high. Output SIG\_MCR goes high after the flip-flop delay after the fourth rising edge of CLK2 as expected.
- [0102] The above example shows the case when the multicycle path ends at the input to a flip-flop. When the multicycle path ends at a mid-point within combinatorial logic, any paths that pass through the combinatorial mid-point can be defined as a multi-cycle-path. Similarly, delays can also be used in an assign statement to achieve similar verification results.
- [0103] Figure 9 is a block diagram of an early-stage design verifier that randomizes delays for domain-crossing and multi-cycle signals. The invention is especially useful as a front-end design tool used by the designer in the early

phases of design, often before gate synthesis and before gate delays are generated. Before the chip is routed, the exact wiring and gate delays are unknown. However, the randomized delays can detect timing hazards caused by domain-crossing signals before actual delays are known. This can save the time and expense of re-routing or adjusting a routed design if the hazards are discovered later in the design process.

- [0104] The designer defines the design by writing a text file in a specialized format or syntax, such as design-language file 90 for input to a Verilog or other HDL simulator. The text file resembles computer-program code, such as C++.
- [0105] Design-language file 90 is input to compiler 92, which checks the syntax of statements, expands arrays, defines storage for variables (representing circuit nodes), etc. The design can be scanned to find signals crossing from one clock domain to another by scanner 94. The designer can define clock domains, or the software can follow clock signals to map out clock domains. Multi-cycle paths can be defined explicitly by the designer or found by scanner 94 in some embodiments.
- [0106] Once locations of domain-crossing signals are found, delay randomizer 96 inserts randomized delays into the de-

sign-language code. Randomized delays can be added to the first flip-flop in a synchronizer, for example. Delay randomizer could also insert the pair of flip-flops for each synchronizer as well, updating design-language file 90 in some embodiments. The randomized delays can be inserted at simulation run-time.

[0107] Compiler 92 then assembles the final design, including the randomized delays from delay randomizer 96. Functional simulator 98 then performs a cycle-by-cycle simulation of the design compiled by compiler 92 using the functional descriptions of the statements in design-language file 90. Delays for generating signals using the functions can be included, such as for randomized delays. Functional simulator 98 keeps track of cycle times and writes the states of various signals to report file 90, or displays signals selected by the designer on a waveform viewer. Signal states could also be compared to expected states and mis-matches reported.

[0108] Figure 10 is a block diagram of a back-end verifier that randomizes delays for domain-crossing and multi-cycle signals. While the invention can be used as a front-end tool in the early phases of design, it can also be used later in the design process to verify designs before committing

to manufacture.

- [0109] The early phases of the design flow include capture of the design, such as by schematic capture 70 and/or using a design language such as Verilog and synthesizing gates from the textual-based design language. Circuit netlist 72 is generated in one of a variety of formats that explicitly define block, gate, or transistor-level components and wiring connections among components.
- [0110] The locations of clock-domain-crossing signals and any signals defined as multi-cycle signals are found and placed in location file 80. These locations could be explicitly defined by the designer or could be located automatically by a netlist scanner or compiler. The user could define the clock domains and the software then search for signals crossing from one clock domain to another.
- [0111] Delay randomizer 78 inserts random delay elements in each synchronizer for each domain-crossing signal, such as shown in Fig. 5. Random delays are also added for any multi-cycle signals as shown in Fig. 7. These delay elements can be delay statements that randomly change delays for the first flip-flop in a synchronizer, or for a gate in the multi-cycle path. The added delay elements are thus not real additional components that appear in the

chip itself.

- [0112] These randomized delays can alter gate delays 74, which are read by timing verifier 76 when simulating the design of netlist 72. Input and expected output files or test vectors can be applied to timing verifier 76, or test vectors can be generated such as by a sequencer or computer-code-type test-pattern exerciser.
- [0113] The results of timing verifier 76 can be sent to the designer or test engineer using reporter 82, or the designer can view the results graphically using a waveform viewer. The designer can then adjust the design to fix any problems discovered by the randomized delays. For example, state machines can be modified to explicitly enter known state when unexpected inputs occur, such as domain-crossing signals being received at unexpected times simulated by the randomized delays.
- [0114] Figure 11 is a more detailed block diagram of an early-stage design verifier that randomizes delays for domain-crossing and multi-cycle signals. The locations of domain-crossing signals and/or multi-cycle signals are loaded into location file 302. HDL file 308 contains the hardware-description-language file that describes the design and is produced by the designer. Instrumentation

tool 304 produces instrumented HDL 306 which contains the random parameters for the domain-crossing and multi-cycle paths. These parameters have not yet been converted to actual delays.

[0115] HDL compiler 310 reads instrumented HDL 306 to provide input to simulator 312. Simulator 312 resolves the randomized delay parameters by using delay randomizer 314 to insert actual delay values into the simulated design at the locations identified by location file 302. Report 320 can include viewable waveforms and test coverage reports.

#### [0116] ALTERNATE EMBODIMENTS

[0117] Several other embodiments are contemplated by the inventor. For example. The timing verifier can operate on functional statements in a design-language file such as RTL (Register-Transfer-Level), simple logic gates, or can be used with more exact timing models or even with analog-delay models or mixed models or simulators. The invention may be a stand-alone tool that scans designs for domain-crossing signals and inserts the random-delay statements into a design-language file, or even inserts the synchronizer flip-flops with the randomized delays.

[0118] Different arbitrary or standard delay values for the syn-

chronizer flip-flops may be used, such as a delay of 2, 0.5, 5, etc. Different flip-flops may have different standard delays. Usually these arbitrary delays are non-zero. Delays can be expressed in nano-seconds or other time units, or can be an arbitrary tick. Rather than use random delays, both possibilities of added delays (0 or T2) can be simulated for each synchronizer. Fully simulating all possibilities rather than simulating a randomly-chosen subset of possible combinations may be feasible for smaller designs or faster simulators. Since only two possible delays need to be simulated for each domain-crossing signals, fully testing all possibilities is much more feasible than if a wide range of delay values were possible for each signal. The delay value can be generated fully at random or in a more directed manner. For example, with the consideration that certain sets of signal paths may induce more delays compared with the others, the generated delays from these signals to the flip-flops may be weighted towards T2 instead of 0 as an example. This approach may be desirable for big designs and with limited verification resources. Other tools such as Verisity's Specman may be used in combination.

[0119] Other test-vector generation tools (such as Specman by

Verisity) may be introduced here to directly control the flip-flop delays to generate different possible combinations of delays. A test-coverage report can be generated and evaluated after simulation. A simple script or compiler can be created to facilitate this methodology automatically. Whenever a clock-domain crossing signal is detected, the randomized-delay can be added automatically to the RTL (Register-Transistor Level) or HDL (hardware descriptive language). RTL is more specific to the structural instead of behavioral coding style of hardware.

- [0120] Randomized delays 42, 44 could be explicitly added as a component such as a delay line or non-inverting buffer, or it could be part of first flip-flops 16, 26 of Fig. 5. Different kinds of flip-flops can be used, such as J-K flip-flops, scan flip-flops with muxes on their D inputs, etc.
- [0121] The randomized delays do not have to differ by exactly one clock period. Seed values for different domain-crossing or multi-cycle paths may be different to generate different randomized delay values. All the seed values may be recorded so that in case a bug is found, the simulation can be repeated by re-simulating with the same seed values. Multi-cycle paths of 3 or more clock periods can also be verified. The randomized delays can be se-

lected from more than two possibilities, such as delays of 1, 1+T2, 1+2\*T2, 1+3\*T2, etc. The randomly added delay may be a value other than exactly the clock period. For example, a delay of 90% or 110% of the clock period could be used as T2. Such guard-banded delay values may further improve verification robustness. The length of the clock cycle can be varied, and the design tested at different clock frequencies. The clock period can be a parameter.

[0122] The abstract of the disclosure is provided to comply with the rules requiring an abstract, which will allow a searcher to quickly ascertain the subject matter of the technical disclosure of any patent issued from this disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 C.F.R. § 1.72(b). Any advantages and benefits described may not apply to all embodiments of the invention. When the word "means" is recited in a claim element, Applicant intends for the claim element to fall under 35 USC § 112, paragraph 6. Often a label of one or more words precedes the word "means". The word or words preceding the word "means" is a label intended to ease referencing of claims elements and is not intended to

convey a structural limitation. Such means-plus-function claims are intended to cover not only the structures described herein for performing the function and their structural equivalents, but also equivalent structures. For example, although a nail and a screw have different structures, they are equivalent structures since they both perform the function of fastening. Claims that do not use the word means are not intended to fall under 35 USC §112, paragraph 6. Signals are typically electronic signals, but may be optical signals such as can be carried over a fiber optic line.

[0123] The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.